Over the last three decades, theoretical design and circuitry implementation of various chaotic generators by simple electronic circuits have been a key subject of nonlinear science. In 2008, the successful development of memristor brings new activity for this research. Memristor is a new nanometre-scale passive circuit element, which possesses memory and nonlinear characteristics. This makes it have a unique charm to attract many researchers' interests. In this paper, memristor, for the first time, is introduced in a delayed system to design a signal generator to produce chaotic behaviour. By replacing the nonlinear function with memristors in parallel, the memristor oscillator exhibits a chaotic attractor. The simulated results demonstrate that the performance is well predicted by the mathematical analysis and supports the viability of the design.
Introduction
The memristor, characterized by a relation of the type f ϕ, q 0, is a nanometer-scale circuit element postulated by Chua in 1971 1 on the basis of the conceptual symmetry between the resistor, inductor, and capacitor. After 37 years a team at HP Labs announced 2 the first physical realization of a memristor and a mathematical model accounting for its behavior. This missing memristor is a new nanometer-size two-terminal circuit element characterized by a relationship between charge and flux. The resistance of memristor is proportional to the amount of charge that has passed through it. So, in a way, it possesses memory, which has caused tremendously increased interests. Recently many researchers worked actively on the memristor models and possible applications of the device 3 . For interpreting and understanding the principle and structure of memristor, people discuss theoretical models from different angles.
Theoretical design and circuitry implementation of various chaotic generators by simple electronic circuits have been a key subject of nonlinear science 4 . To enhance degree of chaos, a nonlinear part in a chaotic circuit, which is frequently implemented by operational amplifiers, becomes more and more complex. Considering the nanoscopic scale size and the nonlinear characteristics of memristor, more rich chaotic behaviors should be generated if replacing the nonlinear circuit with memristor. 
T i O 2 Memristor with Linear Dopant Drift
In HP's memristor, a titanium dioxide T i O 2 layer and an oxygen-poor titanium dioxide T i O 2− x layer are sandwiched between two platinum electrodes, shown as Figure 1 . Let D be the physical length of the memristor, μ V 10 −14 m 2 s −1 V −1 is the dopant mobility, R ON and R OFF are the low resistance and higher resistance areas, respectively. The electrical characteristics of the memristor with linear dopant drift from 1 are given by 2.1 :
where ω t is the width of dopant region bounded between zero and D, which its derivative isω
According to the Bernoulli dynamics, we can derive the relation between the charge and magnetic flux as follows 5 : where
, and ω 0 and M 0 are the initial conditions of ω t and M t , respectively. The resistance of memristor is
2.5 Figure 2 shows the characteristics of memristor when parameters are chosen by R ON 100 Ω, R OFF 20 kΩ, M 0 10 kΩ, and D 10 nm. There is an obvious turning point at C 4 in q − ϕ curve.
The Memristive Delayed System
In this section, we design a delayed chaotic system with memristors, which is described by the following first-order delay differential equation:
Figure 3:
The parallel circuit of three memristors. where τ is a delay time, a, b, and c are system parameters, and F is a nonlinear function composed by three memristors. From Section 2, we can find q − ϕ characteristics of memristor are determined by four internal parameters R ON , R OFF , M 0 , and D described by 2.3 . If we adjust the turning point and the segment's slope, the combinational circuit of memristors can implement a piecewise function through the original point. The parallel circuit of three memristors is shown in Figure 3 . The parameters of memristors are set as follows: R OFF1 R OFF2 R OFF3 100 kΩ, D 1 D 2 D 3 10 nm, R ON1 200 Ω, R ON2 R ON3 100 Ω, M 01 10 kΩ, M 02 10 kΩ, and M 03 10 kΩ. The simulation results are shown in Figure 4 .
In the first-order delay differential equation 3.1 , when a −1, b 1000, c 3, and the delay time τ 10, there is a chaotic attractor in x t − x t − τ plane see Figure 5 . The time series x t is exhibited in Figure 6 .
The circuitry implementation of the delayed memristive system: a possible electronic circuit realizing the system is given in Figure 7 blocks: the integrator A1 , the delay element Time delay , and the nonlinear block F . The electronic equation of system is
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Figure 7:
The circuitry implementation of memristive delayed system. The F block is composed of three memristors and an μA741 operational amplifier, which follows can be written as follows:
The time-delay circuit block see Figure 8 is a network of T-type LCL filters with matching resistors, where n is the number of the LCL filter. The dimensionless delay parameter is
Notably, the T-type LCL unit will bring a little attenuation of the circuit gain. This hurdle can be easily eliminated by operational amplifiers A3 and A4. The circuit parameters are set as follows: R 0 1 kΩ, C 0 100 nF, L 9.5 mH, C 525 nF, n 10, R 6 R 7 1 kΩ, R 4 R 5 R 8 10 kΩ, and R 9 30 kΩ. According to 3.4 , we can get τ 10.
